Skip to content
Research Article Open access CC BY 4.0

Wafer Preparation Parameter Optimization for Wafer Defects Elimination

B. C. Bacquian, F. R. Gomez

Journal of Engineering Research and Reports · pp. 21–26 · Published 15 Feb 2020

10.9734/jerr/2020/v10i317040

Abstract

In every new technology developed and introduced to the manufacturing floor, particularly in the wafer preparation, entails problems that later induce defects affecting the wafer yield. This paper discusses the optimization of wafer preparation parameters, particularly the tensionless backgrinding tape lamination and DAF cut vacuum control, that mitigates wafer yield detractors such as edge cut, kerf shift and dice pop-out. Based on the evaluation results, tensionless backgrinding lamination affects the kerf shifting and edge cutting, and with proper vacuum control to attain zero dice pop-out process.

Wafer preparation dicing before grinding DAF laser DAF cut kerf shift.

Cited by 6

Wafer Dicing Vibration Investigation on Novel Wafer Mounting Techniques

M. Amri, Ghazali Omar, M. S. Mispan · IEEE transactions on semiconductor manufacturing · 2024

Innovative and Robust Application of Automation for Unit Level Traceability on Dual Die configuration of Micro Electromechanical System Products

Cheryl Jallorina, Mary Grace Tapia, Jerome J. Dinglasan · Journal of Engineering Research and Reports · 2021

Article metrics

Real usage data collected on this platform.

0

Page views

0

PDF downloads

0

Outbound clicks

6

Citations

Views by country

Approximate, from request IP at view time — not citizenship or institution. Countries with fewer than 5 views are grouped as "Other".

No views recorded yet.

Traffic sources

Referring site, by host.

No traffic recorded yet.

Views and downloads exclude known bots/crawlers. Citations combines this platform's own DOI-resolved index with each external source's own reported total — see Cited by above for individually listed citing works. Last refreshed 0 seconds ago.